RAMCHECK DDR2 667MHz Adapters
Manual Addendum

The RAMCHECK line now extends its comprehensive support for testing modern DDR2 modules using the RAMCHECK DDR2 240-Pin Adapter (p/n INN-8668-12) and the RAMCHECK 200-pin DDR2 S.O. DIMM Adapter (p/n INN-8668-14). This manual addendum describes the operation of these adapters.

The only difference between the two DDR2 adapters is the test socket and target modules. Since the use of both adapters and their test flow is identical, this manual addendum use examples and screen shot taken from the DDR2 240-pin Adapter. Unless explicitly stated, all of the description and examples are relevant to the new 200-pin DDR2 adapter.

NOTE: This adapter (INN-8668-12) has been replaced by the high-speed version (INN-8668-15) It can be factory upgraded to the p/n INN-8668-15 level.

OPERATION

The DDR2 adapters connects to RAMCHECK via the two top 90-pin and 50-pin expansion slots. Turn RAMCHECK OFF and carefully mount the DDR2 adapter onto the RAMCHECK expansion slots, while pressing it gradually on both sides.

While the DDR2 adapter is installed on RAMCHECK, you can test only the 240-pin DDR2 modules. To test the 168-pin DIMM modules (available on the RAMCHECK Plus/Pro testers), the DDR2 adapter must be removed. First turn the RAMCHECK OFF and carefully remove the DDR2 adapter by gradually pulling it up on both sides, taking care not to flex the adapter's boards.

RAMCHECK automatically recognizes the presence of the DDR2 Adapter with the following initial turn-on screen:

Required RAMCHECK Firmware Version: 2.35E or later.

DDR2 DIMM HANDLING

The DDR2 Adapter supports the 240-pin DDR DIMM modules. Older 184-pin DDR1 modules are supported by our DDR PRO adapter.

INSERTION: The DDR2 Adapter uses a vertically mounted high quality test socket with two ejectors that need to be opened prior to insertion. Carefully insert the DDR2 DIMM into the socket, pushing it evenly along its top. Pin 1 of the module should point to the left side (as marked on the adapter), so that the key area of the module's connector is correctly aligned with the key area in the test socket. When the DIMM is properly inserted, the ejectors will snap onto the half circle notches on each side of the module.

REMOVAL: The DIMM is easily released from the socket by pulling both ejectors sideways.

NOTE: DIMM insertion and removal should be done only when RAMCHECK is in STANDBY Mode. The RED "Module Power" LED should be OFF in STANDBY mode.

Special Care for S.O DIMM HANDLING

The 200-pin DDR2 S.O. Adapter supports the extremely delicate modules used in lap top computers. While insertion and removal proceed along the same guidelines of the previous paragraph, special care is required to avoid damage to the delicate socket. Please look at the socket very carefully to identify the narrow module entry slot before your first use. Take your time to verify the minimal force that is required to insert the module.

DDR2 DIMM TESTING

Turn RAMCHECK ON once the DDR2 Adapter is installed. There is no need for special setup with RAMCHECK since it automatically recognizes the DDR2 adapter. When RAMCHECK enters the STANDBY mode, the display will prompt you to test DDR2 modules. Insert the DIMM module.

The DDR2 test procedure is initiated by pressing the F1 key and is designed to follow the regular RAMCHECK test flows. Unless you press the ESC key, EXTENSIVE TEST follows BASIC TEST, and AUTO-LOOP follows EXTENSIVE TEST.

DDR2 BASIC TEST

The DDR2 Adapter allows you to set up various test parameters like the voltage, the test frequency, and the choice of a CAS Latency. The following screen previews the BASIC TEST, showing a user-selected CAS Latency of 4.

At the start of BASIC TEST, RAMCHECK provides power and proper initialization sequence (involving control and clock lines) to the DDR2 module. A large variety of quick wiring tests are conducted, the module structure and frequency is determined, and the memory array tests begin. Since the wiring and structure tests are extremely fast, their results are logged in the Test Log and reported after the end of BASIC TEST, unless an error is encountered.

Before discussing the wiring and structure test results, let us review the main phase of the BASIC TEST, the memory array test RAMCHECK uses CL=3 for the for modules below 533MHz, and CL=4 or more for modules running at 533MHz or higher. You can use setup in the Change-on-the-Fly feature to control the CL setting. These two array tests take the bulk of the time of the BASIC TEST.

The Memory Array Test

In its default setup, RAMCHECK selects CL=3 for modules that run below 533MHz and CL=4 for modules running at 533MHz or above. You can override the CL setup. The following screens show the information provided during the first main phase of the BASIC TEST with a typical PC3200 module which defaults to CL=3:

The "B1/0" marker at the bottom right corner is the "section under test" indicator, which has been modified for DDR2 devices. With DDR2 devices, each chip has four internal banks, which are selected by the BA1 and BA0 bank address lines. The module itself may have one or two main banks which are selected by S0 and S1 control lines. In this example, "B1/0" indicates that the section under test is the module's first main bank (also known as rank) and the internal chips bank 0. If the marker was "B1/1", it would indicate main bank 1 and internal chips bank 1. A "B2/3" marker indicates the second main bank (rank #2) and internal chips bank 3. Similarly, "B1/2" would indicate main bank 1 and internal chips bank 2, and so on. Modules with only one main bank will scan "B1/0"->"B1/1"-> ... ->"B1/3", before switching to the next test pattern. Modules with two main banks will scan "B1/0"-> ... ->"B1/3"->"B2/0"->...->"B2/3" for each test pattern.

Some modules cannot run at CL=3, or are setup by the user to test at CL=2. The following screen shows the information provided during an array test at CL=4:

In this example, a 128Mx72 Unbuffered (marked UBF) module is tested at CL=2 at 400MHz.

In this example (using a different module for the screen capture), a 128Mx72 Unbuffered module is tested at 400MHz and at CL=3. If testing Registered modules, the screen will look like this:

Registered modules are marked by the "REG" reversed message. In the above screen, a 128Mx72 Registered module is set up at 533Mhz. Please note that the test voltage defaults to 1.90V at such frequency.

Wiring tests at the start of the Basic Test

At the start of the Basic Test, RAMCHECK performs a large number of wiring tests to verify that data lines, address lines and control lines are properly wired and function.

If no wiring problems are detected, the above screen is written into the Test Log. In the event of errors, RAMCHECK stops the test and provides error indication as well as detailed information regarding the pin connection associated with the detected error. Error report styles are similar to other RAMCHECK error reports for SDRAM and EDO/FPM devices. The following screens provide some examples:

The above screen shows data line D8 (connector pin-12) stuck at logic '0'.

The above screen shows control line -WE (connector pin-63) stuck at logic '1'.

This address error example indicates an error in row address line A6 (connector pin 125) which affects some portion of the individual chips of the module. Since all address lines multiplex both rows and columns, an address error may affect ROW, COL (column) or ROW+COL. The bottom line further shows which data bits in the current bank are affected by the detected error. This allows an advanced user (e.g. a memory technician who can repair the module) to identify individual defective chips on the module. All DQ lines are divided into 4-bit groups called NIBBLES, and the hex numbers indicate which nibbles are affected by the address errors. In the above example, the nibbles code ...0303 is translated to ... 01100000011, indicating problems in nibbles 0,1,8 and 9.

Change-On-The-Fly for the Basic Test

RAMCHECK provides a rich set of parameters that can be changed during the BASIC TEST. We distinguish the Change-On-The-Fly setup which affects ONLY the current test from the "permanent" setup which controls the test parameters, unless changed by the user. For example, if you set up the frequency to 400MHz, then all tests will be fixed at 400MHz. If you run BASIC TEST and use the Change-On-The-Fly to set the frequency to 400MHz, then the current test will run at 400Mhz but subsequent tests will run at the regular default frequencies (or "permanent" setup frequencies). To reach the Setup menu, you press F2 during Standby mode. To activate the Change-On-The-Fly, you must first start BASIC TEST and then press F2. The following main menu will appear:

Any change done via the Change-On-The-Fly menu is relevant during the current test. Permanent setup changes can be done via the regular Setup menu, which is activated by pressing F2 during STANDBY.

The DDR2 Adapter allows you to set up the CAS LATENCY:

In this example, the CAS LATENCY was fixed to CL=6 throughout the tests. DDR2 supports CL of 3,4, and 5.

Voltage Setup

The new DDR2 VDD Voltage setup allows the user to change on-the-fly the test voltage in the range 1.5V-2.2V. When set to AUTO, RAMCHECK automatically tests the module at 1.8V/1.9V.

Basic Test Results

The following screen shows the first summary screen following a successful Basic Test with another module:

In this example, a DDR2 1GB module, organized as 128Mx72, was tested at 400MHz. The module was of the Unbuffered type (UBF message), tested at 1.8V (like all DDR2 devices), and it uses 3 differential clock pairs.

RAMCHECK Basic Test provides several screens for test results. The third structure screen shown here includes some of the new features of the DDR2, including the CAS LATENCY and the voltage setup.

During the Basic Test, RAMCHECK tests the operation of the two Burst Length available in DDR2 devices - 4 and 8. Unlike older SDRAM, new DDR2 devices do not support burst length of 2 and Full Page Burst. The following screen shows a summary screen indicating that BL (Burst Length) was tested OK:

During the Basic Test, RAMCHECK interrogates the SPD of the module to read the maximum declared frequency as based on the various CL settings:

The above example shows the reading from a PC2-6400 DDR2 module. Such a module can reach 667MHz at CL4 and 800MHz at CL5. The adapter tests this module at a maximum of 667MHz. All other PC2-5400/4200/3200 are tested at the maximum indicated speed.

Here is another example where the CAS LATENCY was set automatically to 3 or 4 depending on the test frequency. The example also includes an ECC DDR2 module and the test voltage was maintained at 1.8V.

RAMCHECK Test Log

The RAMCHECK Test Log allows you to review all of the DDR2 test results in one continuous scrolling display. You can view the test even after the test ends (but before you start a new test) by pressing F3 from Standby and selecting Test Log with F1. The Test Log is one of RAMCHECK's most powerful features. When used with the PC Communications program, the test log can be printed and saved into convenient log files.

The following screens shows you some of the new features of the DDR2 adapter as seen in the Test Log.

Numerous wiring tests are executed at the start of Basic Test. This screen illustrates some of these results in the Test Log.

This screen shows the detailed structure of the chip comprising the DDR2 module. It also indicates the actual test voltage.

This screen shows the SPD marking of the module speed at CL5 and CL4. Please note that the module's maximum speed may legimately drop in speed during the more stringent CL array tests..

This screen demonstrates that the results from the DDR2 Extensive Test. The Voltage Bounce test has been completed successfully.

DDR2 Module's use of DQS and DM control lines

DDR2 memory devices use data read/write strobe signals (DQS) as well as Data Mask (DM) signals for masking write activity on the selected chip. The DQS for DDR2 come as a differential pairs, and they control the transfer of data from and to the memory device. When the DM signal is set high, the attached DDR2 device will not accept data which is written to it, that is, the written data is masked out from changing the memory device contents. The 240-pin connector includes either 9 pairs of DQS lines and 9 DM lines or only 18 pairs of DQS lines. The DDR2 adapter set the DQS pairs in accordance with the differential SSTL1.8 standard. Some tests can set the DDR2 devices for single DQS lines.

Most DDR2 modules are made of x8 type DDR chips and they are wired to use 9/8 DQS lines (9 for x72 ECC DIMMs, only 8 for x64 DIMMs). They also use 9/8 DM lines. Such modules are identified in RAMCHECK's Test Log with the line "DQS:08..0 DM:08..0" as depicted in the following screen:

Some Registered modules which are made of x4 type DDR2 chips are wired to 18/16 DQS lines (18 for x72 ECC DIMMs, only 16 for x64 DIMMs). The DM control line of the DDR2 chips of such modules are disabled by a fixed connection to ground. Such modules are identified in RAMCHECK's Test Log with the line "DQS:17..0" as shown in the following screen:

DDR2 Parameters Setup

You can permanently change test parameters using the RAMCHECK Setup Menu. You reach Setup by pressing F2 from Standby mode. Press F1 to select Parameter Setup. Setup parameter menus are similar to the Change-On-The-Fly menus discussed above. The following screen shows the DDR Voltage Setup:

Unlike the CHANGE-ON-THE-FLY above where the new voltage setup is effective for one test, you can use the Setup Parameters to change the test voltage parameters for all tests.

DDR2 EXTENSIVE TEST

The EXTENSIVE TEST for DDR2 is similar to our DDR1 and SDRAM tests. Currently, the following test phases are performed:

• Voltage Cycling
• Mode Test
• Voltage Bounce
• March Up/Down
• Chip Heat
• Final Test

Voltage Cycling

During Voltage Cycling, the program cycles the test voltage while running various DDR2 memory tests. Some frequency drifts are normal for this test, as the module is periodically run at its lower voltage margin. The test can be skipped by pressing F1, or run again by pressing F2.

Mode Test

The new Mode Test explicitly checks various parameters of the DDR2 device. Currently it includes tests for the Burst Length, CAS Latency, Additive Latency and the Rtt/ODT controlled termination.(Please note that you must have firmware 2.30 or higher for this test).

Burst Length

DDR2 support Burst Lengths (BL) of 8 and 4. The Burst Length of 2 which is supported by SDRAM and DDR1 is not supported by DDR2 and future DDR generations.

CAS Latency

Please note that CAS Latency (CL) of 2 and 6 are optional, while all DDR2 devices must support CL of 3,4, and 5. The following screen shows a module that does not support CL2.

Additive Latency

DDR2 devices should support Additive Latency (AL) of 0,1,2,3,and 4. The following screen shows the test result for AL3.

Rtt/ODT On-Die-Termination Test

The DDR2 devices employ a novel approach of built-in controlled termination, called On-Die-Termination (ODT). The ODT feature is controlled by a pair of input lines (ODT0 and ODT1), and special setup of the termination resistance Rtt. The Rtt setup supported by DDR2 technology is OFF, 75 Ohm, 150 Ohm and 50 Ohm. Please note that some devices do not support the 50 Ohm setup (they respond with 75 Ohm when the system is configured for 50 Ohm). We use our state-of-the-art current consumption/impedence determination circuitry to test the Rtt/ODT feature. The following screen shows the summary result for a module that supports all Rtt setup.

Detailed Mode results in the Test Log

Since the Mode Test includes a variety of sub-tests, many of which are very fast, the program Test Log is a very useful review tool. In the following four screens we capture a complete set of the Mode test results to demonstrate the extensive detail.

Voltage Bounce

During Voltage Bounce, data is written to the module at a certain voltage (e.g. 1.95V) and then read at a different voltage (e.g. 1.75V). Some frequency drifts are normal for this test, as the module is periodically run at its lower voltage margin. The test can be skipped by pressing F1, or run again by pressing F2.

March Up/Down Test

During March Up/Down, the program attempts to catch cell interference errors. The test can be skipped by pressing F1, or run again by pressing F2.

Chip Heat Mode

During Chip-Heat Mode, we are using our proprietary technology to heat up the module, in preparation for the final phase of the Extensive Test. This mode can be skipped by pressing F1, or run again by pressing F2.

Final Test

The Final Test during Extensive Test is very similar to Basic Test. It incoporates the same two array tests. Typically, at this stage, the module has been heated up during Extensive Test and the Chip Heat Mode. This test can be repeated by pressing F2.

AUTO-LOOP TEST

The AUTO-LOOP test uses changing patterns to burn-in the module and to detect cell interferences. AUTO-LOOP continues until an error is detected or the user terminates the test by pressing the ESC key.

The AUTO-LOOP screen indicates the current loop number and the first data of the current complex pattern. Note that each complex pattern includes an 8x72 bit array, so that the "AAAAAAAA" hex marker is just the first 32 bits of the first 64/72 bit extended word.

The screen also shows the voltage, the CL setup and current portion of the module that is being tested ("B1/1" means chip bank 1 of rank 1). Unless you have selected a specific CAS Latency (CL) value, the program automatically changes the CL setup every few loops. Similarly, unless you have setup a fixed voltage, the test voltages change every few loops. You can skip loops using F1, cycle the voltage using F2, or cycle the CL setup using F5.

During AUTO-LOOP, the program automatically cools down the tested module every 16 loops, so that the module's operation is checked with a changing temperature gradient. Other functions like self refresh or cke controlled power down mode are excercised during the cool down period.

INNOVENTIONS, Inc., reserves the right to change products or specifications without prior notice.